RARE Vintage Collectible Semiconductor Silicon Wafer Chip Test Prober Card Micro For Sale

RARE Vintage Collectible Semiconductor Silicon Wafer Chip Test Prober Card Micro

This item has been shown 76 times.

Buy Now

RARE Vintage Collectible Semiconductor Silicon Wafer Chip Test Prober Card Micro:


RARE Vintage Revision D Wafer Test Prober C140-5  

** Note: This listing will be removed on March 18, 2018. Last chance to purchase this item.**

4 Inches in diameter

Inscription on it also mentions: TEST CARD February 21, 1990 (2-21-90)

This item has never been used and is in great condition as pictures suggest.

Technical Information


Wafer testing is a step performed during semiconductor device fabrication. During this step, performed before a wafer is sent to die preparation, all individual integrated circuits that are present on the wafer are tested for functional defects by applying special test patterns to them. The wafer testing is performed by a piece of test equipment called a wafer prober. The process of wafer testing can be referred to in several ways: Wafer Final Test (WFT), Electronic Die Sort (EDS) and Circuit Probe (CP) are probably the most common.

A wafer prober is a machine used to test integrated circuits. For electrical testing a set of microscopic contacts or probes called a probe card are held in place whilst the wafer, vacuum-mounted on a wafer chuck, is moved into electrical contact. When a die (or array of dice) have been electrically tested the prober moves the wafer to the next die (or array) and the next test can start. The wafer prober is usually responsible for loading and unloading the wafers from their carrier (or cassette) and is equipped with automatic pattern recognition optics capable of aligning the wafer with sufficient accuracy to ensure accurate registration between the contact pads on the wafer and the tips of the probes.

For today’s multi-die packages such as stacked chip-scale package (SCSP) or System in Package (SiP) – the development of non-contact (RF) probes for identification of known tested die (KTD) and known good die (KGD) are critical to increasing overall system yield.

The wafer prober also exercises any test circuitry on the wafer scribe lines. Some companies get most of their information about device performance from these scribe line test structures.

When all test patterns pass for a specific die, its position is remembered for later use during IC packaging. Sometimes a die has internal spare resources available for repairing (i.e. flash memory IC); if it does not pass some test patterns these spare resources can be used. If redundancy of failed die is not possible the die is considered faulty and is discarded. Non-passing circuits are typically marked with a small dot of ink in the middle of the die, or the information of passing/non-passing is stored in a file, named a wafermap. This map categorizes the passing and non-passing dies by making use of bins. A bin is then defined as a good or bad die. This wafermap is then sent to the die attachment process which then only picks up the passing circuits by selecting the bin number of good dies. The process where no ink dot is used to mark the bad dies is named substrate mapping. When ink dots are used, vision systems on subsequent die handling equipment can disqualify the die by recognizing the ink dot.

In some very specific cases, a die that passes some but not all test patterns can still be used as a product, typically with limited functionality. The most common example of this is a microprocessor for which only one part of the on-die cache memory is functional. In this case, the processor can sometimes still be sold as a lower cost part with a smaller amount of memory and thus lower performance. Additionally when bad dies have been identified, the die from the bad bin can be used by production personnel for assembly line setup.

The contents of all test patterns and the sequence by which they are applied to an integrated circuit are called the test program.

After IC packaging, a packaged chip will be tested again during the IC testing phase, usually with the same or very similar test patterns. For this reason, one might think that wafer testing is an unnecessary, redundant step. In reality this is not usually the case, since the removal of defective dies saves the considerable cost of packaging faulty devices. However, when the production yield is so high that wafer testing is more expensive than the packaging cost of defect devices, the wafer testing step can be skipped altogether and dies will undergo blind assembly.

Now are you ready to own a conversation piece for your collection?



PayPal is accepted for all transactions.

PayPal is the preferred method for and helps to speed up order times.


Sales Tax

Sales tax is applied for shipments to addresses and residents of California. No tax for other states.

Sales tax of 9.25% will be automatically added to your invoice if you are resident of California.



For security purposes, Item will only be shipped to the address provided by at the time of the order. It’s your responsibility to have an updated and correct account’s delivery information at time of purchase.  

Your item will be shipped out within 1 business days of receiving your payment and confirming that it has been cleared. I will send the item out with insurance and tracking information.

You will be provided with the tracking information so that you can track your item.

Buy Now

^^ Eni Model Oem-6am-1b-21251 Rf Power Generator-  (#1482) picture
^^ Eni Model Oem-6am-1b-21251 Rf Power Generator- (#1482)

** Kyoto Denkiki Kds-30350wf Voltage Power Supply  (#1503) picture
** Kyoto Denkiki Kds-30350wf Voltage Power Supply (#1503)

Varian Model #928300-01 Power Supply / Controller  (#1433) picture
Varian Model #928300-01 Power Supply / Controller (#1433)

Nanometrics Model # 7201-1045 Controller For Wafer Inspection System picture
Nanometrics Model # 7201-1045 Controller For Wafer Inspection System

Popular Forums